Home    Bloggers    Messages    Resources    Webinars    DesignCon 2013   
Tw  |  Fb  |  In  |  Rss
Flash Poll
Latest Content
Panel sessions at DesignCon 2013
Flash Poll  
2/25/2013   3 comments
The DesignCon App
Flash Poll  
1/30/2013   Post a comment
DesignCon 2013 Wish List
Flash Poll  
1/18/2013   1 comment
PRBS Test Patterns
Flash Poll  
12/6/2012   2 comments
Serial data rates
Flash Poll  
11/14/2012   1 comment
Biggest design challenge
Flash Poll  
11/6/2012   Post a comment




latest blogs
What have been some of your favorite questions in the interview process? And how was it to be on the receiving end as a nervous candidate?
Just because a few entrepreneurs make a lot of money without holding college degrees doesn't mean you shouldn't pursue an engineering degree.
Here’s what you need to know about in the 10 Gbit/s SS USB 0.7 DRAFT.
If one morning an imaginary supreme-engineering-being woke up and decided there should be a discipline known and high-speed digital design, what kind of ecosystem would have to be built?
The interface between the processor and the memory is perhaps the biggest problem that most systems face these days.
flash poll
follow us on twitter
like us on facebook
webinars
archived
4/9/2013 1:00:00 PM

High speed digital chip-to-chip link performance is often limited by jitter in the multigigabit per second regime. It is a surprising fact that jitter can actually be amplified by a lossy channel even when the channel is linear, passive, and noiseless. In this webcast we will cover the basics of jitter amplification and show you how to accurately analysis the effect in your system using ADS Channel Simulator.
DesignCon Community
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS