Home    Bloggers    Messages    Resources    Webinars    DesignCon 2013   
Tw  |  Fb  |  In  |  Rss
DesignCon Community Article Comments
Latest Message Boards
Page 1 / 2   >   >>
10 Gbit/s SuperSpeed
Last Message: 5/25/2013
  Comments: 17
The Making of an Engineer
Last Message: 5/25/2013
  Comments: 13
Wide I/O Brings Memory Interface On-Chip
Last Message: 5/25/2013
  Comments: 12
Capacitor Alternatives
Last Message: 5/23/2013
  Comments: 8
Commercial Content in DesignCon Papers
Last Message: 5/22/2013
  Comments: 10
Get Me an Ecosystem!
Last Message: 5/22/2013
  Comments: 2
Out of Control?
Last Message: 5/20/2013
  Comments: 12
The Future Is Serial – No, Wait, It’s Parallel
Last Message: 5/19/2013
  Comments: 6
History of DesignCon, Part 2
Last Message: 5/18/2013
  Comments: 9
Inspiring the Next Generation
Last Message: 5/17/2013
  Comments: 20
Design Is Innovation
Last Message: 5/17/2013
  Comments: 6
Is DesignCon Ready for Photonics?
Last Message: 5/16/2013
  Comments: 18
Calling all High-Speed Test Equipment Vendors
Last Message: 5/15/2013
  Comments: 2
Will Silicon Photonics Change Everything?
Last Message: 5/12/2013
  Comments: 8
What Would You Do With 18 Hours?
Last Message: 5/11/2013
  Comments: 3
Rated E for Everyone
Last Message: 5/10/2013
  Comments: 6
If DesignCon Were a Person
Last Message: 5/10/2013
  Comments: 8
EE Scams I Have Known
Last Message: 5/8/2013
  Comments: 11
Jitter Visualization, Part 3: Inter-Symbol Interference
Last Message: 5/7/2013
  Comments: 6
Noise in 2 Dimensions
Last Message: 5/4/2013
  Comments: 11
History of DesignCon, Part 1
Last Message: 5/2/2013
  Comments: 10
Probing BGA Packages for Memory Test
Last Message: 5/2/2013
  Comments: 10
SAS Plugfests & 2 Tylenol Please
Last Message: 4/30/2013
  Comments: 4
How to Use DesignCon Community
Last Message: 4/30/2013
  Comments: 8
Let the Planning Begin
Last Message: 4/30/2013
  Comments: 7
Power, RF & Test Topics
Last Message: 4/27/2013
  Comments: 2
Testbeds: The Good, the Bad, the Ugly
Last Message: 4/26/2013
  Comments: 7
Panel sessions at DesignCon 2013
Last Message: 4/25/2013
  Comments: 3
The Next-Bench Effect
Last Message: 4/23/2013
  Comments: 7
Jitter Visualization, Part 2: Periodic Jitter
Last Message: 4/23/2013
  Comments: 6
Characterize a 28 Gbit/s Transceiver
Last Message: 4/23/2013
  Comments: 5
A Call for Topics
Last Message: 4/19/2013
  Comments: 5
Will 1 Gbit/s WiFi Be Enough?
Last Message: 4/18/2013
  Comments: 24
MIPI D-PHY & M-PHY Interfaces & Alphabet Soup
Last Message: 4/18/2013
  Comments: 8
Scalar Energy?
Last Message: 4/17/2013
  Comments: 2
Jitter Visualization, Part 1: Random Jitter
Last Message: 4/15/2013
  Comments: 6
The Many Faces of Jitter
Last Message: 4/15/2013
  Comments: 11
Home Automation Is an Opportunity That Needs to Be Grabbed
Last Message: 4/15/2013
  Comments: 10
Should We Bother to Create High-Performance Interfaces?
Last Message: 4/15/2013
  Comments: 18
2013: The Year of Official PCI Express Gen 3 Testing
Last Message: 4/15/2013
  Comments: 2
Keep on Learning
Last Message: 4/12/2013
  Comments: 10
All SI Problems Have Been Solved
Last Message: 4/11/2013
  Comments: 24
Statistics, Jitter & Yao Ming
Last Message: 4/8/2013
  Comments: 8
Is the Frequency Domain for Real?
Last Message: 4/6/2013
  Comments: 8
Hybrid Instruments for Test & Measurement
Last Message: 4/1/2013
  Comments: 4
You Wrote, I Read
Last Message: 3/31/2013
  Comments: 8
Phones, EMI & Planes
Last Message: 3/31/2013
  Comments: 15
Next-Gen Engineers Speak Out at DesignCon 2013
Last Message: 3/31/2013
  Comments: 32
Page 1 / 2   >   >>




latest blogs
What have been some of your favorite questions in the interview process? And how was it to be on the receiving end as a nervous candidate?
Just because a few entrepreneurs make a lot of money without holding college degrees doesn't mean you shouldn't pursue an engineering degree.
Here’s what you need to know about in the 10 Gbit/s SS USB 0.7 DRAFT.
If one morning an imaginary supreme-engineering-being woke up and decided there should be a discipline known and high-speed digital design, what kind of ecosystem would have to be built?
The interface between the processor and the memory is perhaps the biggest problem that most systems face these days.
flash poll
follow us on twitter
like us on facebook
webinars
archived
4/9/2013 1:00:00 PM

High speed digital chip-to-chip link performance is often limited by jitter in the multigigabit per second regime. It is a surprising fact that jitter can actually be amplified by a lossy channel even when the channel is linear, passive, and noiseless. In this webcast we will cover the basics of jitter amplification and show you how to accurately analysis the effect in your system using ADS Channel Simulator.
DesignCon Community
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS