Home    Bloggers    Messages    Resources    Webinars    DesignCon 2013   
Tw  |  Fb  |  In  |  Rss
Comments
Newest First | Oldest First | Threaded View
Sunil Kakkar
Sunil Kakkar
11/29/2012 11:48:52 PM
User Rank
Blogger
Re: I am a Chip Design Verification Engineer and I am proud of it
Martin,

Per Wikipedia,  http://en.wikipedia.org/wiki/Formal_verification

Verification and validation


Verification is one aspect of testing a product's fitness for purpose. Validation is the complementary aspect. Often one refers to the overall checking process as V & V.
  • Validation: "Are we trying to make the right thing?", i.e., is the product specified to the user's actual needs?
  • Verification: "Have we made what we were trying to make?", i.e., does the product conform to the specifications?

The verification process consists of static/structural and dynamic/behavioral aspects. E.g., for a software product one can inspect the source code (static) and run against specific test cases (dynamic). Validation usually can be done only dynamically, i.e., the product is tested by putting it through typical and atypical usages ("Does it satisfactorily meet all use cases?").

50%
50%
Sunil Kakkar
Sunil Kakkar
11/26/2012 7:22:31 PM
User Rank
Blogger
Re: I am a Chip Design Verification Engineer and I am proud of it
Martin,

Thanks a lot for your encouraging attitude and inspiring words for Shachi.

Sunil

100%
0%
Martin Rowe
Martin Rowe
11/18/2012 11:05:01 PM
User Rank
Blogger
Re: I am a Chip Design Verification Engineer and I am proud of it
Sunil,

Wonderful story about your son. Every now and then, we run into inspiring stories like this one. It reminds me of Shay Edwards, a high school student from Southern Calif. Shay was making presentations at the Measurement Science Conference when just a sophomore.

One of the requirements for graduation from my undergraduate college was (and still is) the completion of a project that relates technology to society. Mine, in the 1970s, was to develop seminars for elementary school treachers on how to teach the metric system to their students.

100%
0%
Martin Rowe
Martin Rowe
11/16/2012 10:36:11 AM
User Rank
Blogger
Re: I am a Chip Design Verification Engineer and I am proud of it
How do you define the differences of verification, validation, and characterization? Sounds like the making of a good blog.

100%
0%
Sunil Kakkar
Sunil Kakkar
11/15/2012 4:26:30 PM
User Rank
Blogger
I am a Chip Design Verification Engineer and I am proud of it
 

http://ireport.cnn.com/docs/DOC-872803

100%
0%


latest blogs
What have been some of your favorite questions in the interview process? And how was it to be on the receiving end as a nervous candidate?
Just because a few entrepreneurs make a lot of money without holding college degrees doesn't mean you shouldn't pursue an engineering degree.
Here’s what you need to know about in the 10 Gbit/s SS USB 0.7 DRAFT.
If one morning an imaginary supreme-engineering-being woke up and decided there should be a discipline known and high-speed digital design, what kind of ecosystem would have to be built?
The interface between the processor and the memory is perhaps the biggest problem that most systems face these days.
flash poll
follow us on twitter
like us on facebook
webinars
archived
4/9/2013 1:00:00 PM

High speed digital chip-to-chip link performance is often limited by jitter in the multigigabit per second regime. It is a surprising fact that jitter can actually be amplified by a lossy channel even when the channel is linear, passive, and noiseless. In this webcast we will cover the basics of jitter amplification and show you how to accurately analysis the effect in your system using ADS Channel Simulator.
DesignCon Community
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS